

07/24/00  
jc893 U.S. PTO

07-25-00

71

|   |                                       |
|---|---------------------------------------|
| <b>UTILITY PATENT APPLICATION TRANSMITTAL</b><br>(New Nonprovisional Applications Under 37 CFR § 1.53(b)) | Attorney Docket No.<br><b>CY-0013</b> |
|---|---------------------------------------|

jc784 U.S. PTO  
09/621717  
07/24/00

**TO THE ASSISTANT COMMISSIONER FOR PATENTS:**

Transmitted herewith is the patent application of ( ) application identifier or (X) first named inventor, Bo Jin, entitled Structure and Method for Monitoring a Semiconductor Process, and Method of Making Such a Structure, for a(n):

(X) Original Patent Application.

( ) Continuing Application (prior application not abandoned):

- ( ) Continuation ( ) Divisional ( ) Continuation-in-part (CIP)  
of prior application No: \_\_\_\_\_ Filed on: \_\_\_\_\_  
( ) A statement claiming priority under 35 USC § 120 has been added to the specification.

Enclosed are:

- (X) Specification; 29 Total Pages. (X) Drawing(s); 9 Total Sheets.  
(X) Oath or Declaration:  
(X) A Copy of a Newly Executed Combined Declaration and Power of Attorney:  
(X) Signed. ( ) Unsigned. ( ) Partially Signed.  
( ) A Copy from a Prior Application for Continuation/Divisional (37 CFR § 1.63(d)).  
( ) Incorporation by Reference. The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application and is hereby incorporated herein by reference.  
( ) Signed Statement Deleting Inventor(s) Named in the Prior Application. (37 CFR § 163(d)(2)).  
( ) Power of Attorney. (X) Return Receipt Postcard.  
( ) Associate Power of Attorney. (X) A Check in the amount of \$ 690.00 for the Filing Fee.  
( ) Preliminary Amendment. ( ) Information Disclosure Statement and Form PTO-1449.  
( ) A Duplicate Copy of this Form for Processing Fee Against Deposit Account.  
( ) A Certified Copy of Priority Documents (if foreign priority is claimed).  
( ) Statement(s) of Status as a Small Entity.  
( ) Statement(s) of Status as a Small Entity Filed in Prior Application, Status Still Proper and Desired.  
( ) Other: \_\_\_\_\_

| CLAIMS AS FILED                           |           |           |         |           |
|---|-----------|-----------|---------|-----------|
| FOR                                       | NO. FILED | NO. EXTRA | RATE    | FEE       |
| Total Claims                              | 26        | 6         | \$18.00 | \$ 108.00 |
| Independent Claims                        | 3         | 0         | \$78.00 | \$ 0.00   |
| Multiple Dependent Claims (if applicable) |           |           |         | \$0.00    |
| Assignment Recording Fee                  |           |           |         | \$0.00    |
| Basic Filing Fee                          |           |           |         | \$690.00  |
| Total Filing Fee                          |           |           |         | \$ 798.00 |

Pursuant to 37 CFR § 1.25, at any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 50-0742.

Respectfully submitted,

By: Bradley T. Sako  
Bradley Sako, Attorney of Record, Reg. No. 37923

Date: JULY 24, 2000

Correspondence Address:

Bradley T. Sako, Patent Attorney  
3954 Loch Lomand Way  
Livermore, CA 94550  
Phone: 1-408-839-1082  
Fax: 1-925-961-0184

I hereby certify that this is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR § 1.10 on the date indicated below and is addressed to:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, D.C. 20231

By: Bradley T. Sako

Typed Name: Bradley Sako

Express Mail Label No.: EK533114137US

Date of Deposit: JULY 24, 2000

# STRUCTURE AND METHOD FOR MONITORING A SEMICONDUCTOR PROCESS, AND METHOD OF MAKING SUCH A STRUCTURE

5

## TECHNICAL FIELD

The present invention relates generally to semiconductor manufacturing processes, and more particularly to methods and structures for monitoring such processes.

## BACKGROUND OF THE INVENTION

10

Semiconductor circuit devices are typically manufactured by a sequence of steps, each of which can deposit and/or modify a layer formed in or on a wafer. While it would be ideal for each step of a process to be absolutely repeatable, in most cases, manufacturing steps can vary over time. Consequently, it may be desirable to monitor particular steps. Thus, if a particular step begins to vary, the process step can be adjusted to provide the desired result.

15

One common form of process monitoring is to provide monitoring wafers. A monitoring wafer may be run through a set of predetermined manufacturing steps and subsequently examined to determine how one or more of the steps are performing. Because data provided from a monitoring wafer could be used to adjust one or more process steps, it follows that the more reliable and/or accurate a monitoring wafer is, the better a process step can

20

be adjusted.

Spacings, such as trenches or the like, can be an important feature to monitor. As but one example, substrate trenches formed in shallow trench isolation process steps may affect various device features. However, because such substrate trenches can be subject to uncontrollable variation, it can be difficult to monitor particular features that may vary with

25

substrate trench depth.

As another example, silicon-on-insulator (SOI) processes can include spacings (trenches) that separate one semiconductor island (mesa) from another. During SOI process development it can be desirable to characterize how a particular feature can be formed on, and with respect to, such islands. However, an SOI development process monitoring step is typically destructive, in that a wafer may have to be destroyed. Thus, it may be very expensive to develop/monitor/characterize physical features in a SOI process, as many SOI wafers may have to be destroyed.

To better understand the present invention, a first conventional process monitoring method and structure will now be described.

10 A method of forming a structure that may be used to monitor a process step is shown in FIGS. 5A to 5D. FIGS. 5A to 5D show a series of cross sectional views of a shallow trench isolation (STI) formation process. In the conventional example, a chemical-mechanical polishing (CMP) step can be monitored by measuring a step height of a material that is removed by the CMP step. More particularly, a step height of an insulating material deposited in a  
15 substrate trench is measured.

FIG. 5A shows a semiconductor device **500** that may include a substrate **502** on which a trench etch mask **504** may be formed. A trench etch mask **504** can selectively expose portions of a substrate **502** where a trench is to be formed. A substrate **502** may be formed from monocrystalline silicon. A trench etch mask **504** may be formed from a layer of deposited silicon nitride that is patterned with conventional photolithographic techniques. A thin layer of  
20 silicon dioxide **505** may be formed over a substrate **502**.

FIG. 5B shows trenches **506** that may be formed in a substrate **502** by etching with a trench etch mask **504**. Each trench **506** may have a trench depth, one of which is shown by

measurement **508**. It is noted that a trench etching step may be subject to some variation. Consequently, a trench depth (such as **508**) may vary across a wafer and/or between different lots. This will be discussed in more detail below. A trench **508** may be formed by an anisotropic plasma etch, as but one example.

5           FIG. 5C shows a trench insulating material **510** that has been formed in trenches **506**. Such a trench insulating material **510** can provide substrate isolation for particular circuit devices formed in a substrate **502**. A trench insulating material **510** may include silicon dioxide deposited with a high density plasma (HDP). As shown in FIG. 5C, following the deposition of a trench insulating material **510**, a resulting top surface of a semiconductor device can be  
10   uneven. It may therefore be desirable to planarize such a surface.

          FIG. 5D shows semiconductor device **500** following a planarizing step. A planarizing step may include chemical mechanical polishing. A resulting structure such as that shown in FIG. 5D may then be used to monitor the planarization process. In particular, a trench insulator step height, shown as **512** and residual nitride thickness may be measured. Such a  
15   measurement, ideally, could give an indication as to the rate and/or amount of trench insulating material being removed by a planarization step, or the like.

          Thus, a monitoring wafer could be removed at this point, and a trench insulator step height **512** and residual nitride thickness could be measured by taking a cross sectional view of the wafer, or the like.

20           It has been found that a resulting trench insulator step height can vary according to trench depth. Unfortunately, as noted above, trench depth may vary across a wafer and/or across a lot. Consequently, a given monitoring wafer (or wafer portion) may provide different measurements for a trench insulator step height depending upon a depth of the corresponding

trench.

One conventional way of attempting to compensate for such variation is illustrated in FIGS. 6A and 6B. FIGS. 6A and 6B are graphs showing experimentally determined relationships between trench depth and resulting trench insulator step height. In particular, FIG. 6A shows a relationship between trench depth, trench insulator step height, and wafer position. FIG. 6B shows a relationship between trench depth and trench insulator step height. In both of the graphs, as trench depth decreases, step height increases. FIGS. 7A and 7B provide various examples of such relationships in side cross sectional views. FIG. 7A shows the range of values in FIG. 6A. FIG. 7B shows the range of values in FIG. 6B.

FIGS. 7A and 7B include many of the same structures shown in FIGS. 5A to 5D. To that extent like structures will be referred to by the same reference character. FIG. 7A shows a maximum trench depth and corresponding minimum step height **512** and a minimum trench depth and corresponding maximum step height **512'** for the values shown in FIG. 6A. Similarly, FIG. 7A shows a maximum trench depth and corresponding minimum step height **512** and a minimum trench depth and corresponding maximum step height **512'** for the values shown in FIG. 6B. As shown in FIG. 6B, a minimum step height **512** can be a negative value.

A drawback to the above conventional approach is that a monitoring measurement may not be a direct measurement, but rather an indirect measurement. That is, simply measuring a trench insulator step height does not necessarily give an accurate indication of how a CMP step is performing, as the corresponding trench depth must also be measured. The two values may then be applied to an experimentally determined relationship, such as those shown in FIGS. 7A and 7B.

Still further, it is not clear that experimental results may accurately represent a CMP step

for all cases. As but a few examples, if a trench width or trench insulator material is changed, a new experiment may have to be run to determine a relationship between trench depth and trench insulator step height.

In light of the above described background art and example, it would be desirable to arrive at an improved way of monitoring a manufacturing step, where the monitoring includes measuring a feature that may vary according to trench depth.

Having described a first conventional process monitoring method and structure, a second conventional example will now be described.

FIG. 8 shows a conventional SOI monitoring structure. A SOI monitoring structure **800** may include a portion of a SOI wafer having desired features formed thereon. Because a monitoring structure **800** is formed on an SOI wafer, a monitoring structure may include a substrate **802**, a substrate insulator **804**, and a number of silicon islands **806** formed on a substrate insulator **804**.

As is well known, an SOI device may include various features formed in and/or with islands **806**. In the particular example of FIG. 8, such features may include a transistor having a source region **808**, a channel region **810**, a drain region **812**, a gate dielectric **814**, a gate **816**, surrounding gate sidewalls **818**, and a gate top insulator **820**. In addition, contacts **822** may be formed to an island **806**. Such features, and others not mentioned here, can be monitored by viewing a conventional monitoring structure **800** in cross section.

A drawback to such a conventional approach is that in order to monitor various SOI features an SOI wafer must typically be destroyed. Because SOI wafers are expensive, this can add expense to a manufacturing/development operation.

In light of the above described background art and example, it would be desirable to

arrive at an improved way of monitoring a SOI process that can be more cost-effective than conventional approaches.

### SUMMARY OF THE INVENTION

5           According to one embodiment, a process monitoring structure may include monitoring trenches that are formed through a substrate emulation layer and terminate at an etch stop layer. Such monitoring trenches can have a trench depth equal to a thickness of a substrate emulation layer. Such a structure may provide trenches having a depth that can be subject to less variation than trenches that are formed in a substrate. Further, such a structure  
10   may be used to monitor a semiconductor-on-insulator (SOI) structure, without having to sacrifice a SOI wafer.

          According to one aspect of the above embodiment, a substrate emulation layer may include polysilicon and an etch stop layer may include silicon dioxide.

          According to another embodiment, a method of forming a process monitoring  
15   structure may include forming an etch stop layer on a substrate. A trench emulation layer may then be formed over an etch stop layer. Monitor trenches can be formed by etching through a trench emulation layer to an etch stop layer, which can make a uniform trench depth. This is in contrast to conventional approaches, which may include step height variation from a shallow trench isolation step.

20           According to one aspect of the above embodiment, monitor trenches may be formed by etching with a shallow trench isolation (STI) etch mask.

          According to another aspect of the above embodiment, a shallow trench insulator may be formed over monitor trenches and then planarized. A resulting trench insulator step

height may be measured to monitor a planarization process. Results obtained from monitor trenches may be more accurate than those obtained from substrate trenches, which can be subject to greater variation than monitor trenches.

According to another aspect of the above embodiment, SOI structures may be formed with monitor trenches. Such SOI structures may then be examined to monitor/develop/characterize one or more SOI physical process steps. Such structure may thus be formed on a less expensive wafer than a SOI wafer.

According to another embodiment, a method of monitoring a process step may include forming a monitoring structure that includes monitor trenches formed in a first layer. A monitor structure may then run through one or more process steps that form a feature. A corresponding feature formed on, e.g., a production wafer may typically be formed in, with, and/or in relation to trenches formed in a different layer. Because, a monitor trench may be subject to less variation than trenches formed in a different layer, resulting features formed in, with, and/or in relation to a monitor trench may provide a better indication of how process steps are performing. Further, a monitoring structure may be formed to monitor one or more SOI features, but can be formed on a non-SOI wafer. Thus, a more expensive SOI wafer does not necessarily have to be sacrificed.

According to one aspect of the above embodiment, a monitor structure may be configured to monitor a chemical-mechanical polishing step for a shallow trench isolation insulator.

According to another aspect of the above embodiment, a monitor structure may be configured to monitor SOI physical features formed on a non-SOI wafer.



## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a side cross sectional view of a monitoring structure according to one embodiment. FIG. 1B is a side cross sectional view of a monitoring structure in a shallow trench isolation (STI) monitoring step. FIG. 1C is a side cross sectional view of a monitoring structure in a silicon(semiconductor)-on-insulator (SOI) monitoring step.

FIGS. 2A to 2D are side cross sectional views showing a method of forming a monitoring structure according to one embodiment. FIG. 2E shows the use of a monitoring structure in a STI monitoring step.

FIG. 3 is a flow diagram of a monitoring method according to one embodiment.

FIGS. 4A and 4B are a flow diagrams of a monitoring method according to other embodiments.

FIGS. 5A to 5D are side cross sectional views of a conventional method of monitoring a STI trench isolation step.

FIGS. 6A and 6B are graphs showing variations in STI insulator step height with respect to trench depth.

FIGS. 7A and 7B are side cross sectional views illustrating the variations described by FIGS. 6A and 6B.

FIG. 8 is a side cross sectional view illustrating a conventional method of monitoring SOI features.

## DETAILED DESCRIPTION OF THE EMBODIMENTS

Various embodiments will now be described in conjunction with a number of diagrams. The embodiments set forth a structure for monitoring a process step, a method of

manufacturing such a structure, and a method of monitoring a process step with such a structure.

Referring now to FIGS. 1A to 1C, various monitoring structures **100** are shown in side cross sectional views. A monitoring structure **100** may be included on a monitoring  
5 wafer that can be run through one or more manufacturing process steps to measure a feature. Such a feature can be formed in conjunction with monitor trenches included in a monitoring structure.

Referring now to FIG. 1A, a monitoring structure **100** may be formed on a substrate **102** and can include a trench etch stop layer **104** formed on a substrate **102**. A trench  
10 emulation layer **106** may then be formed over a trench etch stop layer **104**. A trench emulation layer **106** may have a predetermined thickness that may correspond to a desired trench depth. Monitor trenches **108** may be formed through a trench emulation layer **106**. A trench etch stop layer **104** may serve as a bottom for monitor trenches **108**.

Because monitor trenches **108** may have a bottom determined by a trench etch stop  
15 layer **104**, a monitor trench depth, shown as **110**, may be essentially equal to a thickness of a trench emulation layer **106**. In one particular arrangement, it may be easier to control the thickness of a trench emulation layer **106**, than the depth of a trench formed in a thicker layer such as a substrate. Thus, monitor trenches **108** may have more uniform depths than trenches formed in other layers (e.g., a substrate).

20 A monitoring structure **100** such as that shown in FIG. 1A may then be applied to one or more process steps that are to be monitored. More particularly, such process steps may form features in, with, or in relation to trenches. Such features may vary according to trench depth. However, because monitor trenches **108** may have a more uniform depth than other

trenches, a monitoring structure **100** may allow for a more reliable measurement of such features. In addition or alternatively, features that may be formed with respect to a more expensive substrate can be formed on a less expensive monitor structure, reducing process costs.

5           FIG. 1B provides one particular example of a monitoring structure **100'** that can be used to measure a shallow trench isolation (STI) insulator planarization step. A monitoring structure **100'** may include some of the same general items as FIG. 1A. To that extent, like items will be referred to by the same reference character.

10           In the particular example of FIG. 1B, a monitoring structure **100'** may monitor a chemical-mechanical polishing (CMP) planarization step by measuring a step height of a silicon dioxide containing trench insulator. On a manufactured device, such a trench insulator may be formed in trenches that have been etched into a substrate. As noted above, in many processes, substrate trenches may be subject to uncontrollable variations. Such variations may result in corresponding variations in a trench insulator step height.

15           As also noted above, in a conventional approach, a wafer can be pulled from a manufacturing lot, and the step height of a substrate trench insulator may be measured. However, in the structure of FIG. 1B, a trench insulator **112** has been formed in monitor trenches **108**, which can provide a more uniform depth. Consequently, a trench insulator step height **114**, may be correspondingly more uniform, and thus provide a more accurate  
20 representation of a CMP step.

          In one very particular example, monitor structures (**100** and **100'**) may include a substrate **102** formed of essentially monocrystalline silicon. A trench etch stop layer **104** may include a layer of silicon dioxide having a thickness less than 500 Å, more particularly

less than 250 Å, even more particularly less than 130 Å. A trench emulation layer **106** may include polycrystalline and/or amorphous silicon (referred to herein collectively as polysilicon) having a thickness of less than 5000 Å, more particularly less than 4000 Å, even more particularly less than 3000 Å.

5 Still further, in one particular STI CMP monitoring function, a monitoring structure **100'** may include a trench etch mask **116** formed a thin insulator **117**. A trench etch mask **116** may include silicon nitride having a thickness of less than 5000 Å, more particularly less than 3000 Å, even more particularly less than 2000 Å. Further, a trench insulator **112** may include silicon dioxide, such as undoped silicate glass (USG) and/or doped silicate glass  
10 including phosphosilicate glass (PSG) and/or borophosphosilicate glass (BPSG). A thin insulator **117** may include silicon dioxide having a thickness in the range of about 20-1000 Å, more particularly in the range of about 30-750 Å, even more particularly in the range of about 50-500 Å.

FIG. 1C provides one particular example of a monitoring structure **100''** that can be  
15 configured to measure a SOI features without having to destroy a SOI wafer in the process. A monitoring structure **100''** may include some of the same general items as FIG. 1A. To that extent, like items will be referred to by the same reference character.

In the particular example of FIG. 1C, a monitoring structure **100''** may monitor one or more SOI features by forming such features on a monitor structure **100''**. Consequently, a  
20 trench emulation layer **106** and corresponding monitor trenches **108** may provide a structure that can be physically equivalent to silicon islands in a conventional SOI wafer. However, such a monitoring structure **100''** may be formed on a non-SOI wafer and thus may be less expensive than a SOI wafer.

In FIG. 1C, various SOI features may be formed on a monitor structure **100''**. It is noted that while such features may not always provide an equivalent electrical response as a true SOI features, such features can provide valuable information in the development and/or monitoring of a physical SOI process.

5 In particular, features that may be formed in, with and/or in relation to monitor trenches **108** of a monitoring structure **100''** may include various transistor structures including, but not limited to, a source region **114-0**, a channel region **114-1**, a drain region **114-2**, a gate dielectric **114-3**, a gate **114-4**, surrounding gate sidewalls **114-5**, and a gate top insulator **114-6**. Other monitored structures could include island contacts **114-7** and interlayer  
10 insulators **114-8**. Such features can be monitored by viewing a monitoring structure **100''** in cross section.

In an arrangement such as that shown in FIG. 1C, a trench emulation layer **106** may have a thickness that is equivalent to a silicon island thickness. Further, trenches **108** may be formed that follow SOI lateral isolation patterns.

15 In this way, a more cost-effective SOI monitoring structure may be formed.

Having described monitoring structures according to various embodiments, a method of forming monitoring structures will now be described with reference to FIGS. 2A to 2D.

Referring now to FIG. 2A, a method of forming a monitoring structure may include forming an etch stop layer **200** over a substrate **202**. An etch stop layer **200** may be selected  
20 to provide an etch selectivity with respect to a trench emulation layer (described below). In one particular arrangement, an etch stop layer **200** may include silicon dioxide formed by oxidizing a substrate **202**. In addition or alternatively, such a silicon dioxide layer may be formed by depositing silicon dioxide with low pressure chemical vapor deposition (LPCVD),

or the like. An etch stop layer **200** may have a thickness within the ranges discussed in conjunction with FIGS. 1A and 1B.

Referring now to FIG. 2B, a monitoring structure forming method may further include forming a trench emulation layer **204** over an etch stop layer **200**. A trench emulation layer **204** may be selected to provide an etch response that can be similar to a monitored trench material. As but one example, if a step that varies according to silicon substrate trenches is to be monitored, a trench emulation layer may include polysilicon. Polysilicon may provide a similar etch response to monocrystalline silicon of a substrate. A trench emulation layer **204** may have a thickness within the ranges discussed in conjunction with FIGS. 1A and 1B.

Following the formation of a trench etch stop layer **200** and trench emulation layer **204**, monitor trenches may be formed in a trench emulation layer **204**. One example of such a step is shown in FIGS. 2C and 2D.

Referring now to FIG. 2C, a trench etch mask **206** may be formed on a thin insulator **207** that is formed over a trench emulation layer **204**. A trench etch mask **206** may include masking portions **206-0** and mask openings **206-1**. Mask openings **206-1** may be formed over a trench emulation layer **204** at locations where monitor trenches are to be formed. In one particular arrangement, a trench etch mask **206** may be formed by depositing a mask layer over a trench emulation layer **204**. Such a mask layer may be patterned using conventional photolithographic techniques. In one arrangement, a mask may include silicon nitride and may include the thickness ranges discussed in conjunction with FIGS. 1A and 1B. A thin insulator **207** may include silicon dioxide having the thickness ranges discussed in conjunction with FIG. 1B.

In one particular embodiment, a trench etch mask **206** may be formed with the same steps used to form etch masks for trenches in a substrate. Thus, following a formation of a trench etch stop layer **200** and trench emulation layer **204**, a wafer containing a monitoring structure may be included with “normal” manufactured wafers undergoing a trench etch mask step. A normal manufactured wafer may include non-monitoring wafers. Non-monitoring wafers may include production wafers that may include products. Such products may include commercial products.

Referring now to FIG. 2D, with a trench etch mask **206** in place, monitor trenches **208** may be formed by etching through a trench emulation layer **204** to a trench etch stop layer **200**. Such an etch may have a high selectivity between a trench etch stop layer **200** and a trench emulation layer **204**. Such a selectivity may be greater than 25:1, more particularly in the range of about 30:1 to 150:1, more particularly from about 50:1 to 100:1.

In one particular arrangement, a trench emulation layer **204** may include polysilicon and a trench etch stop layer **200** may include silicon dioxide. In such an arrangement, monitor trenches **208** may be formed with a reactive ion silicon etch.

Still further, monitor trenches **208** may be formed with the same steps used to form substrate trenches. Thus, following a formation of a trench etch mask **206**, a wafer containing a monitoring structure may be included with non-monitoring wafers undergoing a substrate trench etch step.

In this way, a monitoring structure may include forming monitor trenches in a trench emulation layer. Such monitor trenches may have a reliable depth value, as the bottom of the trenches may be a trench etch mask layer formed underneath a trench emulation layer. For example, a polysilicon trench emulation layer **204** can be deposited on a silicon dioxide

trench etch stop layer **200**. Such a deposition process may have an inherent range of variability with respect to trench emulation layer **204** thickness. As but one very particular example, a layer of polysilicon may have a target thickness of about 3000 Å, but vary by  $\pm 100\text{\AA}$ . Thus, a corresponding monitor trench may have a depth of about 3000 Å  $\pm 100\text{\AA}$ .

5 However, a corresponding substrate trench etching step may have a greater degree of variability. As but one very particular example, an etch step may have a target trench depth of about 3000 Å, but vary by about  $\pm 700\text{\AA}$  to  $\pm 1,000\text{\AA}$ . Consequently, monitor trenches may have less variability than substrate trenches.

10 Having described various steps for forming a monitoring structure according to one embodiment, the use of a monitoring structure in a STI monitoring step will be described with reference to FIG. 2E.

Referring now to FIG. 2E, in a STI monitoring step, a trench insulation material **210** may be deposited into monitoring trenches **208**. In the particular example of FIG. 2E, a trench insulation layer **210** may be formed in monitor trenches **208**, in mask openings **206-1**,  
15 and over masking portions **206-0**.

A trench insulation material **210** may be selected to provide insulation between substrate portions. As but one example, in a STI monitoring step, a trench insulation material **210** may be formed with the same steps used to form trench insulating material in substrate trenches. Thus, following a formation of monitor trenches **208**, a wafer containing a  
20 monitoring structure may be included with non-monitoring wafers undergoing a trench insulating material formation step.

In one particular arrangement, a trench insulating material **210** may be formed with a high density plasma. Further, a trench insulating material **210** may be formed from the same



range and variety of materials discussed in conjunction with FIG. 1B.

Following the formation of a trench insulating material **210**, a planarization step may be performed, more particularly, a CMP step. A resulting monitoring structure can appear as set forth in FIG. 1B.

5 In this way, a monitoring structure may be used to monitor a planarization step in a STI fabrication process.

Having described monitoring structures and methods of manufacture according to particular embodiments, a method of monitoring a feature will now be described with reference to FIG. 3.

10 FIG. 3 is a flow diagram showing one embodiment of a monitoring method. A monitoring method is designated by the general reference character **300** and includes forming a monitor structure with monitor trenches (step **302**). Such a step may include, as noted above, forming trenches that extend through a deposited layer and that stop at an etch stop layer. In one particular embodiment, a monitor structure following a step **302** may appear as  
15 shown in FIG. 2D.

A monitoring method **300** may further include running the monitor structure through one or more process steps that form a feature with a monitor trench (step **304**). Such a step may produce a feature that can be more accurate than one formed with another type of trench. In one particular embodiment, a step **304** may include the steps shown in FIGS. 2D  
20 and 1B. A feature may include a trench insulator step height (such as **112**). In another particular embodiment, a step **304** may include forming SOI features such as those shown in FIG. 1C.

A monitoring method **300** may further include measuring a feature that can vary

according to trench depth (step **306**). Such a feature, as noted above, may include a trench insulator step height, or various SOI device features.

In this way a process step may be monitored with a monitor structure that includes monitor trenches. Such a structure may provide less variation in a measured feature than conventional approaches that may include trenches formed in a different fashion. In addition, or alternatively, such a structure may be less costly than conventional approaches that may use different starting materials.

Having described one monitoring method with reference to FIG. 3, a more detailed monitoring method, aimed at monitoring a STI CMP step will now be described with reference to FIG. 4A.

A monitoring method **400** according to FIG. 4A may include processing a wafer to form a trench emulation layer over an etch stop layer (step **402**). In one embodiment, a trench emulation layer may have a thickness equal to an optimal STI trench depth. A wafer following a step **402** may appear as shown in FIG. 2B.

A monitoring method **400** may also include etching a trench emulation layer with a substrate trench etch mask to form monitor trenches (step **404**). Such a step may include forming an etch mask with a mask set that is normally used to form STI trenches. In this way, monitor trenches may be formed that can include the same lateral feature sizes as STI trenches. A wafer following a step **404** may appear as shown in FIG. 2D.

It is noted that a step **404** may include placing a monitor wafer with non-monitoring wafers undergoing normal fabrication steps. In particular, as an etch mask is being formed on the substrate surface of normal wafers, the same etch mask may be formed over a trench emulation layer on a monitor wafer. Then, as non-monitoring wafers are being etched to

form trenches in a substrate, a monitor wafer may be etched to form monitor trenches. Of course, monitor trenches may be etched separately from non-monitoring wafers.

Once monitoring trenches have been formed, a monitoring method **400** may continue by depositing an STI trench insulator over monitoring trenches (step **406**). Like a step **404**, a  
5 step **406** may include placing a monitor wafer with non-monitoring wafers undergoing normal fabrication steps. In particular, as STI trench insulator is filling substrate trenches of normal wafers, the STI trench insulator may also fill monitor trenches of a monitor wafer. Of course, monitor trenches may be filled separately from non-monitoring wafers.

An STI trench insulator CMP step may then be performed (step **408**). Such a step  
10 may include placing a monitor wafer in a CMP machine and planarizing a trench insulator layer with the same process used to planarize an STI trench insulator in a non-monitoring fabrication process. Because CMP machines can typically accommodate multiple wafers, such a step may include non-monitoring wafers at the same time as a monitor wafer. Of course, a monitor wafers may be planarized separately from non-monitoring wafers.

15 The monitoring method of FIG. 4A is shown to further include viewing a monitor structure in cross section (step **410**). Such a step may include removing a monitor wafer from a manufacturing process and viewing it in cross section. More particularly, such a step may include cleaving and/or ion milling a monitor wafer to give a side cross sectional view of a monitor structure.

20 A monitoring method **400** can also include measuring a trench insulator step height with respect to a monitor trench (step **412**). Such a step may include measuring the amount by which a trench insulator extends above or below a top surface of a trench emulation layer. As but one example, such a measurement may be accomplished by viewing a monitor

structure with a scanning electron microscope.

In this way, a STI CMP step may be monitored by measuring a STI trench insulator step height. However, unlike a conventional case that may measure a step height with respect to a substrate trench, according to the embodiment of FIG. 4A, a step height can be measured with respect to a monitor trench. As described previously, a monitor trench may have less variation than a substrate trench. Because a STI trench insulator step height can vary according to trench depth, a measurement such as that described in step **412** may provide a better indication of how a STI CMP step is performing than a conventional measurement taken with respect to a substrate trench.

It is noted that while particular embodiments have described the invention in conjunction with STI and STI CMP fabrication steps, such an arrangement should not be construed as limiting to the invention. The present invention may provide a way of measuring other features that may vary according to a trench depth. Such a measurement may be subject to less variation, as a monitor trench depth may be subject to less variation than the depth of other trenches formed in a different fashion.

Having described a method aimed at monitoring a STI CMP step, a detailed method aimed at monitoring a SOI process will now be described with reference to FIG. 4B.

A monitoring method **400'** according to FIG. 4B may include processing a wafer to form a trench emulation layer over an etch stop layer (step **402'**). In one embodiment, a trench emulation layer may have a thickness equal to a SOI island thickness. A wafer following a step **402'** may appear as shown in FIG. 2B.

A monitoring method **400'** may also include etching a trench emulation layer in a SOI pattern to form monitor trenches (step **404'**). Such a step may include forming an etch mask

that can have the same general pattern as a SOI pattern. Such an etch mask may include masking portions where SOI silicon islands exist, and mask openings where lateral isolation between islands exist. A wafer following a step **404'** may appear as shown in FIG. 2D.

Once monitoring trenches have been formed, a monitoring method **400'** may continue  
5 by depositing a trench insulator over monitoring trenches (step **406'**).

An trench insulator CMP step may then be performed (step **408'**). Such a step may include placing a monitor wafer in a CMP machine and planarizing a trench insulator layer.

A monitoring method **400'** may further include forming SOI features on a monitor structure (step **410'**). Such a step may include placing a monitor wafer with non-monitoring  
10 SOI wafers undergoing normal fabrication steps. In particular, as transistor and/or contact and/or an interlayer dielectric are formed on SOI wafers, the same features may be formed on a monitor wafer. Of course, features formed on a monitor trenches may be formed separately from non-monitoring SOI wafers. A monitor structure following a step **410'** may appear as shown in FIG. 1C.

15 The monitoring method of FIG. 4B is shown to further include viewing SOI features formed with a monitor structure (step **412'**). Such a step may include removing a monitor wafer from a manufacturing process and viewing it in cross section. More particularly, such a step may include cleaving and/or ion milling a monitor wafer to give a side cross sectional view of a monitor structure.

20 In this way, SOI features may be formed on a non-SOI wafer and then viewed to develop/monitor a SOI process. This is in contrast to a conventional case that may form such structures on a more expensive SOI wafer.

Of course, the various examples described name but a few of the many SOI features

that may be observed. Further, it may be desirable to observe a SOI process at various process steps. In such a case, multiple non-SOI wafers with monitor structures may be run through the process steps with a each wafer being viewed for a particular feature.

Thus, it is understood that while the various particular embodiments have been set forth  
5 herein, methods and structures according to the present invention could be subject to various changes, substitutions, and alterations without departing from the spirit and scope of the invention. Accordingly, the present invention is intended to be limited only as defined by the appended claims.

## IN THE CLAIMS

What is claimed is:

- 1   **1.**    A monitoring structure, comprising:
  - 2               at least one monitoring trench formed through a first layer and
  - 3               terminating at a second layer; and
  - 4               a feature formed in, with, or in relation to the monitoring trench that
  - 5               are configured to monitor at least one process step that forms corresponding
  - 6               features in, with, or in relation to non-monitoring trenches in a different layer
  - 7               than the first layer.
- 1   **2.**    The monitoring structure of claim 1, wherein:
  - 2               the first layer includes a deposited layer of a predetermined thickness.
- 1   **3.**    The monitoring structure of claim 1, wherein:
  - 2               the first layer comprises polysilicon; and
  - 3               the different layer comprises an essentially monocrystalline silicon
  - 4               wafer substrate.
- 1   **4.**    The monitoring structure of claim 1, wherein:
  - 2               the first layer comprises silicon formed over a non-semiconductor-on-
  - 3               insulator (SOI) wafer substrate; and
  - 4               the different layer comprises a silicon layer formed over a substrate insulating

5 layer on a SOI wafer substrate.

1 **5.** The monitoring structure of claim 1, wherein:

2 the second layer comprises silicon dioxide.

1 **6.** The monitoring structure of claim 1, wherein:

2 the second layer comprises an etch stop layer and forms a bottom of  
3 the at least one monitor trench.

1 **7.** The monitoring structure of claim 1, wherein:

2 the trenches formed in a different layer are shallow trench isolation  
3 (STI) structures formed in an integrated circuit substrate; and

4 the at least one step includes a planarization step and the feature  
5 includes a step height of a STI insulator material.

1 **8.** The monitoring structure of claim 7, wherein:

2 the planarization step includes chemical-mechanical polishing.

1 **9.** The monitoring structure of claim 1, wherein:

2 the trenches formed in a different layer are lateral island isolation  
3 regions in a semiconductor-on-insulator substrate.



1   **10.**    A method of forming a monitoring structure, comprising the steps of:  
2               etching a first layer to form monitor trenches that extend through the  
3               first layer and stop at an etch stop layer on a monitor wafer; and  
4               forming a feature in, with, or in relation to the monitor trenches,  
5               wherein a process to be monitored with said monitor structure forms a  
6               corresponding non-monitor trench in a different layer or material than the first  
7               layer.

1   **11.**    The method of claim 10, further including:  
2               the feature can vary according to a different trench depth; and  
3               depositing a first layer to a predetermined thickness equivalent to a  
4               desired trench depth.

1   **12.**    The method of claim 11, further including:  
2               forming an etch stop layer comprising silicon dioxide on a  
3               semiconductor substrate; and  
4               depositing the first layer includes depositing a layer comprising  
5               polysilicon having a thickness less than 5000 angstroms.

1   **13.**    The method of claim 10, further including:  
2               the monitor wafer is a non semiconductor-on-insulator (SOI) wafer  
3               and the normal wafer is a SOI wafer having semiconductor islands of a  
4               predetermined thickness; and

5                    depositing a first layer of the predetermined thickness.

1    **14.**    The method of claim 10, wherein:

2                    etching the first layer includes forming a substrate trench etch mask on  
3                    the first layer.

1    **15.**    The method of claim 10, wherein:

2                    etching the first layer includes forming a substrate trench etch mask  
3                    pattern that essentially matches a semiconductor-on-insulator wafer lateral  
4                    island isolation pattern.

1    **16.**    The method of claim 10, wherein:

2                    etching the first layer includes substantially anisotropically etching  
3                    with a selectivity between the first layer and the second layer of greater than  
4                    30:1.

1    **17.**    The method of claim 10, wherein:

2                    forming a feature includes planarizing a trench insulator material that  
3                    extends inside the monitor trenches.

1    **18.**    The method of claim 17, wherein:

2                    planarizing includes chemical-mechanical polishing the trench  
3                    insulator material.

1    **19.**    The method of claim 10, wherein:

2                   forming a feature includes forming a feature selected from the group  
3           consisting of at least a portion of a semiconductor-on-insulator (SOI)  
4           transistor, SOI contact, and SOI interlayer dielectric.

1   **20.**   A method of monitoring a semiconductor manufacturing process, comprising the  
2   steps of:

3                   processing a monitor wafer having monitoring trenches formed in a  
4           first layer of the monitoring wafer according to at least one process step that  
5           forms a feature, the feature being formed in a non-monitoring wafer in, with,  
6           or in relation to a different layer than the first layer in the semiconductor  
7           manufacturing process.

1   **21.**   The method of claim 20, wherein:

2                   the first layer comprises a deposited layer and the different layer  
3           comprises a wafer substrate.

1   **22.**   The method of claim 20, wherein:

2                   the first layer comprises a deposited layer and the different layer  
3           comprises a semiconductor island layer formed over a semiconductor-on-  
4           insulator wafer substrate.

1   **23.**   The method of claim 20, wherein:

2                   the at least one process step includes depositing and planarizing a  
3           trench insulating material.

1   **24.**   The method of claim 20, further including:

2                   running the monitor wafer through the at least one process step with at

3           least one normal wafer.

1   **25.**    The method of claim 20, further including:

2                   the features include a trench insulator step height; and

3                   examining the monitor structure in cross section to measure the

4           insulator step height.

1   **26.**    The method of claim 25, wherein:

2                   the at least one process step include a shallow trench isolation (STI)

3           insulator deposition step and a STI insulator chemical-mechanical polishing

4           step.

## ABSTRACT OF THE DISCLOSURE

1  
2 According to one embodiment, a structure for monitoring a process step may include  
3 an etch stop layer (102) formed on a substrate (104) and a trench emulation layer (106)  
4 formed over an etch stop layer (102). Monitor trenches (108) may be formed through a  
5 trench emulation layer (106) that terminate at an etch stop layer (102). Monitor trenches  
6 (108) may have a depth equal to a trench emulation layer (106) thickness. A trench  
7 emulation layer (106) thickness may be subject to less variation than a substrate trench depth.  
8 A monitor structure (100) may thus be used to monitor features formed by one or more  
9 process steps that may vary according to trench depth. Such process steps may include a  
10 shallow trench isolation insulator chemical mechanical polishing step. In addition, or  
11 alternatively, a monitor structure (100) may be formed on a non-semiconductor-on-insulator  
12 (SOI) wafer, but include SOI features, providing a less expensive alternative to monitoring  
13 some SOI process steps.




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D






FIG. 2E




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8

# PATENT APPLICATION

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

ATTORNEY DOCKET NO. CY-0013

As a below named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**Structure and Method for Monitoring a Semiconductor Process, and Method of Making Such a Structure**

the specification of which is attached hereto unless the following box is checked:

( ) was filed on \_\_\_\_\_ as US Application Serial No. or PCT International Application  
Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understood the contents of the above-identified specification, including the claims, as amended by any amendment(s) referred to above. I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR 1.56.

### Foreign Application(s) and/or Claim of Foreign Priority

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor(s) certificate listed below and have also identified below any foreign application for patent or inventor(s) certificate having a filing date before that of the application on which priority is claimed:

| COUNTRY | APPLICATION NUMBER | DATE FILED | PRIORITY CLAIMED UNDER 35 U.S.C. 119 |
|---------|--------------------|------------|--------------------------------------|
|         |                    |            | YES: _____ NO: _____                 |
|         |                    |            | YES: _____ NO: _____                 |

### Provisional Application

I hereby claim the benefit under Title 35, United States Code Section 119(e) of any United States provisional application(s) listed below:

| APPLICATION SERIAL NUMBER | FILING DATE |
|---------------------------|-------------|
|                           |             |
|                           |             |

### U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

| APPLICATION SERIAL NUMBER | FILING DATE | STATUS(patented/pending/abandoned) |
|---------------------------|-------------|------------------------------------|
|                           |             |                                    |
|                           |             |                                    |
|                           |             |                                    |

### POWER OF ATTORNEY:

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) listed below to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Bradley Sako, Reg. No. 37923

| Send Correspondence to:  | Direct Telephone Calls To:     |
|--|--------------------------------|
| Bradley T. Sako<br>3954 Loch Lomand Way<br>Livermore, CA 94550 | Bradley Sako<br>1-408-839-1082 |


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First Inventor: Bo Jin

Citizenship: P. R. China

Residence: 285 Union Ave., Apt. 1105, Campbell, CA USA 95008

Post Office Address: Same

Inventor's Signature: 

Date: 7/11/00



PATENT APPLICATION

DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION

ATTORNEY DOCKET NO. CY-0013

Full Name of Second Inventor: Kaichu Wong

Citizenship: \_\_\_\_\_

Residence: 1304 Yarmouth Terrace, Sunnyvale, CA USA 94087

Post Office Address: Same

\_\_\_\_\_  
Inventor's Signature

\_\_\_\_\_  
Date

## PATENT APPLICATION

DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION

ATTORNEY DOCKET NO. CY-0013

As a below named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**Structure and Method for Monitoring a Semiconductor Process, and Method of Making Such a Structure**

the specification of which is attached hereto unless the following box is checked:

☐ was filed on \_\_\_\_\_ as US Application Serial No. or PCT International Application  
Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understood the contents of the above-identified specification, including the claims, as amended by any amendment(s) referred to above. I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR 1.56.

## Foreign Application(s) and/or Claim of Foreign Priority

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor(s) certificate listed below and have also identified below any foreign application for patent or inventor(s) certificate having a filing date before that of the application on which priority is claimed:

| COUNTRY | APPLICATION NUMBER | DATE FILED | PRIORITY CLAIMED UNDER 35 U.S.C. 119 |
|---------|--------------------|------------|--------------------------------------|
|         |                    |            | YES: _____ NO: _____                 |
|         |                    |            | YES: _____ NO: _____                 |

## Provisional Application

I hereby claim the benefit under Title 35, United States Code Section 119(e) of any United States provisional application(s) listed below:

| APPLICATION SERIAL NUMBER | FILING DATE |
|---------------------------|-------------|
|                           |             |
|                           |             |

## U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

| APPLICATION SERIAL NUMBER | FILING DATE | STATUS(patented/pending/abandoned) |
|---------------------------|-------------|------------------------------------|
|                           |             |                                    |
|                           |             |                                    |
|                           |             |                                    |

## POWER OF ATTORNEY:

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) listed below to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Bradley Sako, Reg. No. 37923

## Send Correspondence to:

## Direct Telephone Calls To:

Bradley T. Sako  
3954 Loch Lomand Way  
Livermore, CA 94550Bradley Sako  
1-408-839-1082

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First Inventor: Bo JinCitizenship: P. R. ChinaResidence: 285 Union Ave., Apt. 1105, Campbell, CA USA 95008Post Office Address: Same

Inventor's Signature \_\_\_\_\_

Date \_\_\_\_\_

## PATENT APPLICATION

DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION

ATTORNEY DOCKET NO. CY-0013

Full Name of Second Inventor: Kaichiu WongCitizenship: U.S.A.Residence: 1304 Yarmouth Terrace, Sunnyvale, CA USA 94087Post Office Address: Same

Inventor's Signature

David = USF

Date

7/18/2000